

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/628,500	07/28/2003	Makoto Miyazawa	NEKU 20.544	NEKU 20.544 5066		
26304	7590 06/28/2005		EXAM	EXAMINER		
	IUCHIN ROSENMAN	NGUYEN,	NGUYEN, KHIEM D			
	ON AVENUE , NY 10022-2585	ART UNIT	PAPER NUMBER			
			2823	· · · · · · · · · · · · · · · · · · ·		
			DATE MAILED: 06/28/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)				
		10/628,50	00	MIYAZAWA ET AL.				
	Office Action Summary	Examiner		Art Unit	(and			
		Khiem D.	- •	2823	141.0			
Period fo	The MAILING DATE of this communicat or Reply	ion appears on the	cover sheet with the	correspondence ad	ddress -			
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA' nsions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailling date of this communicate period for reply specified above is less than thirty (30) data period for reply is specified above, the maximum statutor are to reply within the set or extended period for reply will, a reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	TION. ' CFR 1.136(a). In no ever ation. ys, a reply within the statt y period will apply and with by statute, cause the apply	. ent, however, may a reply be ti utory minimum of thirty (30) da Il expire SIX (6) MONTHS fron ication to become ABANDON!	mely filed ys will be considered time the mailing date of this of				
Status								
1)🖂	Responsive to communication(s) filed or	n <u>28 <i>July 2003</i></u> .						
2a) <u></u> □	This action is FINAL . 2b)	☑ This action is n	on-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	ion of Claims			•				
4)⊠ 5)□ 6)⊠ 7)⊠	Claim(s) <u>1-18</u> is/are pending in the applied 4a) Of the above claim(s) is/are well claim(s) is/are allowed. Claim(s) <u>1-3 and 7-18</u> is/are rejected. Claim(s) <u>4-6</u> is/are objected to. Claim(s) are subject to restriction	vithdrawn from col						
Applicati	ion Papers							
	The specification is objected to by the Ex	xaminer.	•					
10)⊠ The drawing(s) filed on <u>28 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11)	Replacement drawing sheet(s) including the The oath or declaration is objected to by							
Priority (ınder 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.								
Attachmen	t(s)							
2) Notice Notice (3) Information	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-9 mation Disclosure Statement(s) (PTO-1449 or PTO or No(s)/Mail Date 07/28/03.		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other:	ate	O-152)			

Art Unit: 2823

DETAILED ACTION

Information Disclosure Statement

The Information Disclosure Statement filed on July 28th, 2003 has been considered.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:


A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-3 and 7-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Matsui (U.S. Patent 6,507,232).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.


In re claim 1, <u>Matsui</u> discloses a semiconductor integrated circuit device comprising: a terminal 100; and a first capacitance adjusting section 103 which is connected to a wiring between the terminal and a protection resistor 101 in front stage of an internal circuit 111 (col. 7, line 39 to col. 8, line 65 and FIG. 3),



wherein the first capacitance adjusting section adjusts terminal capacitance of the terminal, based on capacitance of the first capacitance adjusting section (col. 7, line 39 to col. 8, line 65).

In re claim 2, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 1, further comprising: a protection circuit which is connected to the wiring between the adjusting terminal and the first capacitance section and protects the internal circuit (FIG. 4).

Art Unit: 2823



In re claim 3, <u>Matsui</u> discloses that the first capacitance adjusting section comprises a first adjusting capacitor which adjusts the terminal capacitance (col. 7, line 39 to col. 8, line 65 and FIG. 3),

the first adjusting capacitor comprises: a first semiconductive portion which is composed of a first well region formed in a substrate with the internal circuit and having a conductive type opposite to that of the substrate, and a second semiconductive portion which is opposite to the first semiconductive portion and is composed of a first diffusion layer region formed in the first well region and having the same conductive type as that of the substrate (col. 7, line 62 to col. 8, line 39 and FIG. 4).

In re claim 7, <u>Matsui</u> discloses that the first capacitance adjusting section comprises a first adjusting capacitor which adjusts the terminal capacitance, the first adjusting capacitor comprises: a first semiconductive portion which is composed of a first well region formed in a substrate with the internal circuit and having a conductive type

opposite to that of the substrate, and a second semiconductive portion which is opposite to the first semiconductive portion and is composed of a first diffusion layer region formed in the first well region and having the same conductive type as that of the substrate (col. 7, line 62 to col. 8, line 39 and FIG. 4).

In re claim 8, Matsui discloses that the semiconductor integrated circuit device according to Claim 7, further comprising: a well potential control section wherein the first capacitance adjusting section further comprises a second adjusting capacitor which adjusts the terminal capacitance based on controlling a well region potential by the well potential control section, the second adjusting capacitor comprises: a third semiconductive portion which is composed of a second well region formed in the substrate and having a conductive type opposite to that of the substrate, a fourth semiconductive portion which is opposite to the third semiconductive portion and is composed of a second diffusion layer region formed in the second well region and having the same conductive type as that of the substrate, and the well potential control section controls the well region potential of the second well region (col. 7, line 62 to col. 8, line 39 and FIG. 4).


In re claim 9, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 8, wherein the well potential control section comprises: a plurality of resistors 101, 107 which are connected in series to each other between two potential electrodes; and a plurality of switches 104, 105, 106 each of which is connected in parallel to each of the plurality of resistors (FIG. 3),

the well potential control section controls the well region potential by controlling each one of the plurality of switches **104**, **105**, **106** (col. 7, line 66 to col. 8, line 29).

In re claim 10, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 9, further comprising: a plurality of the terminals 100; and a plurality of the first capacitance adjusting sections 103 each of which is connected to each of a plurality of the wirings 108, 109 between each of the plurality of terminals 100 and each of a plurality of the protection resistors 101, 107, wherein the well potential control section controls each of a plurality of said well region potentials (col. 7, line 39 to col. 8, line 65 and FIG. 3).

In re claim 11, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 1, further comprising: a second capacitance adjusting section which is connected to a wiring between the first capacitance adjusting section and the internal circuit, wherein the second capacitance, adjusting section adjusts the terminal capacitance based on capacitance of the second capacitance adjusting section; and a switching control section which controls the capacitance of the second capacitance adjusting section (FIG. 5).

Art Unit: 2823




In re claim 12, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 11, wherein the switching control section comprises: a plurality of switches 104, 105, 106 each of which outputs signal potentials corresponding to turn on and off of the each of plurality of switches, and a plurality of signal holding sections each of which holds corresponding each of a plurality of the signal potentials wherein the switching control section controls the capacitance of the second capacitance adjusting section based on the plurality of signal potentials (FIG. 4).

In re claim 13, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 12, wherein the second capacitance adjusting section comprises: a plurality of third adjusting capacitors each of which capacitance is variable based on corresponding each of the plurality of signal potentials, wherein the second capacitance

Art Unit: 2823

adjusting section adjusts the plurality of third adjusting capacitors based on the plurality of signal potentials (FIG. 4).

In re claim 14, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 13, further comprising: a plurality of said terminals; and a plurality of the second capacitance adjusting sections each of which is connected to each of a plurality of the wirings between each of the plurality of the first capacitance adjusting sections and each of a plurality of the internal circuits, wherein the switching control section controls each of a plurality of said capacitances of the plurality of second capacitance adjusting sections (col. 4, line 54 to col. 11, line 10 and FIG. 6).



In re claim 15, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 3, further comprising: a second capacitance adjusting section which is connected to a wiring between said first capacitance adjusting section and said internal circuit, wherein the second capacitance adjusting section adjusts the terminal capacitance based on capacitance of the second capacitance adjusting section; and a switching control

Art Unit: 2823

section which controls said capacitance of said second capacitance adjusting section (col. 10, line 54 to col. 11, line 10 and FIG. 6).

In re claim 16, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 15, wherein the switching control section comprises: a plurality of switches each of which outputs signal potentials corresponding to turn on and off of each of plurality of switches, and a plurality of signal holding sections each of which holds corresponding each of a plurality of said signal potentials, wherein the switching control section controls the capacitance of the second capacitance adjusting section based on the plurality of signal potentials (FIG. 6).

In re claim 17, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 16, wherein the second capacitance adjusting section comprises: a plurality of third adjusting capacitors each of which capacitance is variable based on corresponding the each of the plurality of signal potentials, wherein the second capacitance adjusting section adjusts the plurality of third adjusting capacitors based on the signal potential (col. 10, line 54 to col. 11, line 10 and FIG. 6).

In re claim 18, <u>Matsui</u> discloses that the semiconductor integrated circuit device according to Claim 17, further comprising: a plurality of said terminals; and a plurality of the second capacitance adjusting sections each of which is connected to each of a plurality of the wirings between each of the plurality of the first capacitance adjusting sections and each of a plurality of the internal circuits, wherein the switching control section controls each of a plurality of the capacitances of the plurality of second capacitance adjusting sections (col. 10, line 54 to col. 11, line 10 and FIG. 6).

Allowable Subject Matter

Claims 4-6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (571) 272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. June 24th, 2005

W. DAVID COLEMAN PRIMARY EXAMINER